

IN THE SPECIFICATION

Paragraph 57, cancel the revision made via the Amendment submitted 22 November 2005 and, in place of that revision, amend paragraph 57 as follows:

[0057] Control-line decoder 46 is connected to low-voltage generator 48 via a line 66 for receiving an erasure control voltage signal  $V_{CE}$  that reaches a low erasure control value  $V_{CEL}$  considerably below  $V_{SS}$ . Erasure control value  $V_{CEL}$  is typically 10 V below  $V_{SS}$ . Generator 48, normally implemented with a charge pump, generates erasure control voltage  $V_{CE}$  in response to a generator control signal  $V_{CLC}$ . In producing erasure control voltage  $V_{CE}$ , generator 48 may interact with bit-line decoder 58 and high-voltage generator 60 as described in Park, co-filed U.S. patent application 10/780,030, now U.S. Patent 6,975,544 B2, \_\_\_\_\_, ~~attorney docket no. R-0004 US~~, the contents of which are incorporated by reference herein.

Ronald J. Meetin  
Attorney at Law  
210 Central Avenue  
Mountain View, CA  
94043-4869  
Tel.: 650-964-9767  
Fax: 650-964-9779